





**Applicant** 

: Bedichek, et al.

Serial No.

: 09/417,332

Group Art Unit: 2183

Filed

: 10/13/1999

Examiner: Ellis, R.

For

: METHOD FOR INTEGRATION OF INTERPRETATION AND

TRANSLATION IN A MICROPROCESSOR

## **RESPONSE TO OFFICE ACTION**

RECEIVED

Assistant Commissioner for Patents & Trademarks Washington, D.C. 20231

APR 2 2 2004

Sir:

**Technology Center 2100** 

Examiner: Ellis, R.

Group Art Unit: 2183

In response to the Office Action mailed 2/13/04, please consider the following amendments and remarks.